This paper presents a BSIM-based method for source/drain series resistance and mobility extraction in nanoscale strained-silicon metal oxide semiconductor field effect transistors ͑MOSFETs͒ with halo implants. This method is more accurate than the conventional channel-resistance and shift and ratio method because it considers the gate-length dependence of mobility caused by local uniaxial stress and laterally nonuniform channel doping. We have verified this method using samples with different stressor/ doping conditions and good agreement with experimental data has been obtained. The accuracy of the Berkeley Short-channel IGFET model ͑BSIM͒ R sd extraction method is also proven by simulated current-voltage characteristics with different external resistant values. Significant mobility degradation in the short-channel regime has been observed for various uniaxial stressors. This method may serve as a suitable process monitor tool for ultrashallow junction and strained process development. As strained-silicon and ultrashallow junction ͑USJ͒ techniques are widely used to optimize the carrier velocity and parasitic resistances in metal oxide semiconductor field effect transistors ͑MOS-FETs͒, an accurate determination of the parasitic source/drain series resistance ͑R sd ͒ for these nanoscale MOSFETs becomes a crucial issue. Because the series resistance may counteract the mobility enhancement in these strained devices, an accurate R sd value has to be used in the extraction of intrinsic effective mobility ͑ eff ͒ during process development. Furthermore, the R sd parameter is critical to evaluate the performance of USJ engineering works.
As strained-silicon and ultrashallow junction ͑USJ͒ techniques are widely used to optimize the carrier velocity and parasitic resistances in metal oxide semiconductor field effect transistors ͑MOS-FETs͒, an accurate determination of the parasitic source/drain series resistance ͑R sd ͒ for these nanoscale MOSFETs becomes a crucial issue. Because the series resistance may counteract the mobility enhancement in these strained devices, an accurate R sd value has to be used in the extraction of intrinsic effective mobility ͑ eff ͒ during process development. Furthermore, the R sd parameter is critical to evaluate the performance of USJ engineering works.
Among several studies regarding R sd extraction in the past, [1] [2] [3] [4] Kim et al. 1 proposed an integrated methodology to separate R sd components and utilized the conventional channel-resistance method in the determination of R sd . Although the channel-resistance method has been widely used, 1, 2 it is no longer suitable to nanoscale strained-silicon MOSFETs with halo implants because the laterally nonuniform channel doping as well as uniaxial stress may result in a total resistance ͑R tot ͒ which does not scale linearly with gate length ͑L TEM ͒. 5 It is difficult to determine R sd accurately from the nonlinear R tot vs L TEM characteristics. Another popular method, shift and ratio, is also unsatisfactory because its basic assumption that eff is independent of L TEM is no longer valid. 3 The uniaxial stress that may increase as L TEM decreases tends to increase the mobility of short-channel devices, while the halo overlapping profile may degrade the mobility of short-channel devices. 6 Therefore, an adequate method that may accurately determine R sd for nanoscale strained-silicon MOSFETs with halo implants is sorely needed.
In this work, we tackle this problem by a BSIM-based method. 7 Using this method, R sd and eff ͑L TEM ͒ can be extracted well in nanoscale strained devices. The extracted eff ͑L TEM ͒ may also serve as a process monitor for future strain engineering techniques.
Devices
The devices used in this experiment were fabricated by state-ofthe-art integrated circuit manufacturing technology, 8 which provides transistors with gate lengths ranging from 4 m down to 41 nm with the same channel width ͑W = 1 m͒ on 300 mm bulk substrate. A 1.2 nm nitrided gate oxide was used as a gate dielectric. Processes with ultralow highly doped extension energy and unique spike rapid thermal annealing conditions were used to maintain good short channel effect control and high activation rate simultaneously. In this study, devices with different extension dosage and various stressors ͑tensile/compressive/neutral͒ in n-channel metal oxide semiconductor ͑NMOS͒ were adopted to verify this extraction methodology. The test keys constituted by the transistor arrays and calibration patterns are designed for capacitance-voltage ͑C-V͒ measurement. Transistor arrays with source/drain tied together can provide enough area to characterize the capacitance in nanoscale devices. Moreover, we have used a high-frequency probing system to improve the accuracy and stability of C-V characterization results. Figure 1 shows the main procedure of our proposed BSIM-based R sd and eff extraction methodology. Table I provides the related information for key parameters. Please note A bulk is one parameter in BSIM3 which is used to take into account bulk charge effect. As the drain bias is large or the channel length is long, the depletion width z E-mail: pncheni@tsmc.com is not uniform. This will cause a nonuniform distribution of the threshold voltage along the channel. This effect is the so-called bulk charge effect. A bulk is very close to 1 if the channel length is short. Because the effective channel length ͑L eff ͒ plays a crucial role in the extraction of R sd , it needs to be adequately determined first. L eff can be calculated by ͑L TEM − 2L ov ͒, as depicted in Fig. 2 . L TEM may be obtained from the in-line scanning electron microscopy measurement ͑with accuracy within Ϯ2 nm͒ at polypatterned stage and the etching-induced length bias ͑⌬L͒. L ov represents the overlap distance between the source/drain and gate and can be extracted from C-V measurement.
Methodology and Discussion
9,10 Figure 3 shows the C-V curves of different L TEM values in NMOS. C ge and C ov can be extracted at gate bias equal to 1.0 and −0.5 V, respectively. 9 The gate length dependency of extracted C gc and C ov is shown in Fig. 4 . L ov can be easily obtained from the intercept of C gc and C ov . 9, 10 Because the conventional R sd extraction methods, which do not consider the gate length dependency of eff , need to conduct the R sd extraction using devices with gate length ranging from short to long channel, their extraction errors are significant. Therefore, in this work we carried out the R sd extraction based on the nanoscale devices with L TEM from 50 to 83 nm.
For these short-channel devices, the impact of R sd on the drain current ͑I d ͒ in the linear region ͑V d = 20 mV͒ can be modeled by Eq. 1
͓1͔ Note that Eq. 1 can be derived from the BSIM drain current model 7 under the assumption that the carrier velocity saturation and the bulk-charge effect are negligible. The effective mobility ͑ eff ͒ in Eq. 1 can be modeled by
where 0 , E 0 , and are model fitting parameters. E eff represents the average electric field experienced by the carriers in the inversion layer and is given by ͑V g + V th ͒/6T ox for an NMOS transistor with n-type polysilicon gate. Because the accuracy of Eq. 1 in fitting the experimental data strongly depends on R sd , we propose to determine R sd by the following objective function 
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where Id si and Id model represent the measured drain current and the calculated I d by Eq. 1, respectively. 0
Ј, E 0 Ј, and Ј are the optimized model parameters that may result in a minimum model-hardware discrepancy ͑␦ min ͒ for a given R sd Ј . The correlation of ␦ min and R sd Ј , shown in Fig. 5 , indicates that ␦ min is sensitive to the change in R sd Ј and we may therefore determine the true R sd value by finding the local minimum, i.e., ‫␦ץ‬ min ͑R sd Ј ͒/‫ץ‬R sd Ј = 0. For our NMOS devices, the extracted R sd value based on this method is ϳ165 ⍀ m, which follows the International Technology Roadmap for Semiconductors ͑ITRS͒ projection for this technology generation. 11 Note that if the R sd value is not accurate, the drain current ratio of devices with different L TEM values will not be correct, as shown in Fig. 6 . Figure  7 provides the R sd sensitivity with variations on different key parameters, where R sd is the most sensitive to L eff , but this can be overcome by careful in-line measurement. The variation in eff has to be limited to within Ϯ5% if Ϯ4% R sd variation is the maximum tolerance level. In this work, we carried out the R sd extraction based on the devices with L TEM from 50 to 83 nm, where the variation of eff is within Ϯ5%.
To test our R sd extraction methodology, NMOS and p-channel metal oxide semiconductor ͑PMOS͒ transistors with various extension conditions have been used. Figure 8 shows the relationship between R sd and the measured overlap capacitance ͑C ov ͒ for these devices. It can be seen that when we increase the extension dose and hence, the overlap distance ͑L ov ͒, the extracted R sd indeed decreases as C ov increases. The R sd values of PMOS are around two times those of NMOS.
We assume R sd is independent of L TEM due to the following observations: ͑i͒ In Fig. 8 , R sd is very sensitive to overlap capacitance ͑C ov ͒. However, Fig. 4 shows that C ov is independent of L TEM . ͑ii͒ Based on our Tsuprem4 simulation results incorporated with halo implants, L ov ͑extension overlap distance under the poly͒ is independent of L TEM , as shown in Fig. 9 .
Once R sd is accurately determined, the intrinsic eff may be obtained using Eq. 1. Figure 10 shows the gate-length dependency of mobility ͓ eff ͑L TEM ͔͒ in our NMOS devices with various stressors. 
H36
Journal of The Electrochemical Society, 156 ͑1͒ H34-H38 ͑2009͒ H36 stressors are almost identical to the sample with zero stress ͑differ-ence Ͻ10 ⍀ m͒, the local tensile stressor enhances the mobility as L TEM decreases, while the compressive stressor degrades the mobility. For devices with L TEM shorter than 90 nm, however, the mobility shows significant degradation with L TEM for all of the stressors. Several explanations regarding the mobility degradation behavior in the short-channel regime were proposed in the past, including halo implants and quasi-ballistic transport characteristics performed in these nanoscale devices. 2, 12 This issue, nevertheless, deserves further study in the future. Using the extracted eff ͑L TEM ͒ in Eq. 1, good agreement with the silicon data over a wide range of L TEM ͑41 nm to 4 m͒ can be seen, as shown in Fig. 11 .
Verification
To verify the proposed BSIM R sd extraction method, we extract R sd values from simulated I d -V g curves by a Medici simulator 13 and compare them with R sd values obtained from the ohmic drop in the source region of the simulated device structures. The drain bias condition is set to 50 mV. Three values of specific resistivity ͑7 ϫ 10 −8 , 1 ϫ 10 −7 , and 1.3 ϫ 10 −7 ⍀ cm 2 ͒ are input to modify R sd values and then the related I d -V g characteristics are generated for the BSIM fitting method.
The inset of Fig. 12 shows simulated device structure with potential contour. The voltage drop in the source region is extracted directly from point A on the silicide region ͑V A ͒ and point B on the extension boundary ͑V B ͒. By using Ohm's law, R sd can be easily obtained and R sd offset ͑⌬R sd ͒ in different specific resistivity values can be extracted directly. ⌬R sd here is defined as R sd ͑ c ͒ − R sd ͑ c = 1 ϫ 10 −7 ⍀ cm 2 ͒. As shown in Fig. 12 , ⌬R sd extracted from potential contour with different specific resistivity values shows the consistent trend with ⌬R sd extracted by the BSIM fitting method. It indicates that the proposed BSIM method can accurately quantify the difference of R sd and be a suitable monitor tool for USJ and strained process development.
Conclusions
We have proposed a BSIM-based method for R sd and eff extraction which applies to nanoscale strained-silicon MOSFETs with halo implants. This R sd extraction method may serve as a suitable process monitor tool for USJ and strained process development. This method is more accurate than the conventional channel-resistance and shift and ratio method because it considers the gate-length dependence of mobility caused by local uniaxial stress and laterally nonuniform channel doping. We have verified this method using 
